Dual rail static CMOS architecture for wave pipelining
نویسندگان
چکیده
Wave-pipelining is a special pipelining technique used in digital system to achieve high throughput, with the use of gate capacitance as storage elements. An ideal system should have minimal delay variations amongst all paths. A dual-rail static CMOS (DRSCMOS) technique is presented for wave-pipelining. The availability of multi-functional basic building blocks and their low power consumption makes this an attractive approach. latency of the wave pipelined system, is the main concern for the use of CMOS in wave pipelining. Hence, the major effort of is oriented towards minimizing this factor. CMOS wave pipelining
منابع مشابه
5 GHz pipelined multiplier and MAC in 0.18µm complementary static CMOS
Wave pipelining improves the throughput of a circuit by exploiting the delays of combinational elements, rather than register clocks, for synchronization. Our proposed approach, called HyPipe, combines conventional register-based pipelining with wave pipelining and aims to take advantage of both pipelining methods [5]. In this paper, we applied HyPipe to develop 4-bit signed multipliers and 4-b...
متن کاملVLSI System Design Using Asynchronous Wave Pipelines: A 0.35?m CMOS 1.5 GHz Elliptic Curve Public Key Cryptosystem Chip
This paper presents VLSI system design using asynchronous wave pipelines (AWPs) with a public key crypto chip as an example. The design challenges imposed by the crypto chip include very wide data paths, bit-level wave pipelining, hierarchical control resulting in di erent frequency domains, and interfacing synchronous registers with asynchronous controllers and data paths. The timing analysis ...
متن کاملAn Asynchronous FPGA Based on LEDR/4-Phase-Dual-Rail Hybrid Architecture
This paper presents an asynchronous FPGA that combines 4-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. 4-phase dual-rail encoding is employed to achieve small area and low power for function units, while LEDR encoding is employed to achieve high throughput and low power for the data transfer using programmable interconnection resources. Area-efficient protocol converters...
متن کاملEnvironmental Limits on the Performance of Cmos Wave-pipelined Circuits
Wave-pipelining is a circuit design technique which allows digital synchronous systems to be clocked at rates higher than can be achieved with conventional pipelining techniques. Wave-pipelining has been successfully applied to the design of SSI processor functional units[l], a Bipolar Population Counter[S], a CMOS adder[lO], CMOS multipliers[3] [8], and several simple CMOS circuits. For contro...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996